1 / 18

STT-RAM Generator

STT-RAM Generator. - Anurag Nigam. Challenges in SRAM High Leakage Solution Non-volatile memory. Leakage current. Motivation. Memory Technology Comparison. Hard Ferro magnetic layer. BL. Oxide layer. MTJ. R P. Free Ferro magnetic layer. R AP. WL. SL.

mindy
Télécharger la présentation

STT-RAM Generator

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. STT-RAM Generator - Anurag Nigam

  2. Challenges in SRAM High Leakage Solution Non-volatile memory Leakage current Motivation

  3. Memory Technology Comparison

  4. Hard Ferro magnetic layer BL Oxide layer MTJ RP Free Ferro magnetic layer RAP WL SL STT-RAM bit cell overview MTJ • 1 MTJ • 1 access transistor

  5. Bit-cell Design • IMTJ = f (Vin, parameters) • Behavioral current source • Need to solve differential equation • How to solve differential equation ??

  6. V I C Capacitor current equation • I = C dV/dt

  7. componentName = isource I = f(V) Bit-cell design • Editing CDF parameter to create behavioral source

  8. WL BL=0V SL=1V Switching Write “1” Operation Bit-cell design Schematic

  9. STT-RAM Macro Data In Write Driver R/W Data In CLK WLen R/W Timing Block Data Out CLK ADDR Memory Array R’/W ADDR CL WLS Sensing Block SAen Data Out Memory Interface

  10. TBUF BL TBUF SL Write Driver • Write “1”  BL =0 SL=1 • Write “0”  BL=1 SL=0

  11. Test bit-cell Sense amplifier design

  12. RAP RP R-V characteristic of MTJ • Two states (RAP and RP) • Resistance is a function of voltage

  13. Schematic automation • Leaf-cell schematic creation • Bitcells – Manual (using current/voltage sources) • Decoders – Skill • Sense amp. Timing block, Write driver – Manual • Memory array creation • 1Kb array - Skill

  14. Schematic automation • Decoder procedure(Create7to128DecoderSchematic(libname,cellname)) • Write Driver procedure(CreateWriteDrSchematic(libname,cellname,C)) • Memory Array procedure(CreateSTTRAMSchematic(libname,cellname,R,C))

  15. 128 x 8 array Write Driver Timing block Sense amplifier 1Kb STT-RAM array

  16. Read “1” Write “0” Read ”0” Write “1” clk Out<0> Data<0> Read and Write operation

  17. Deliverables • STT-RAM bit-cell SPICE model • Skill script to generate complete functional STT-RAM • Class-specific work • Importing bit-cell model in ADE • Skill script development

  18. Thanks for your time !

More Related