1 / 10

PICo Arithmetic and Logic Unit

PICo Arithmetic and Logic Unit. The Need for Speed (with minimal area and power). ALU Top Level Topology. Six primary logic blocks Shift, Add, Compare, And, Or, OutMux Pass A Direct to Out Shift Topology Array of muxes Critical Path Add->Compare->MUX. Metrics. Adder Block.

uta
Télécharger la présentation

PICo Arithmetic and Logic Unit

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. PICo Arithmetic and Logic Unit The Need for Speed (with minimal area and power)

  2. ALU Top Level Topology • Six primary logic blocks • Shift, Add, Compare, And, Or, OutMux • Pass A Direct to Out • Shift Topology • Array of muxes • Critical Path • Add->Compare->MUX

  3. Metrics

  4. Adder Block • Mirror Adder used as the individual full adder • Carry-select topology • Variable block sizes of 6-4-3-2-1 for O(N^0.5) delay growth.

  5. Subtraction (The Adder Extended) • Utilizes the adder to implement two’s complement subtraction • Cin= 1 and B inverted • With these conditions selected by a mux based on the sub op code the add becomes two’s complement • Minimizes Area and power (only one structure)

  6. Arbitrary Function: Comparator • Three Scenarios • Signified by three most significant bit output • 0:13 grounded • 16bit XOR and 16bit NAND • Determines if A==B • Subtract Utilized • Two’s complement output of ADD block compares A and B • Drawbacks • Area and extra NAND delay on critical path

  7. MUX Topology 2 to 1 MUX Pass Gate Schematic 8 to 1 MUX built from 2 to 1 MUXs

  8. Optimization • Sized the mirror adder according to logical effort, as shown in the textbook • Minimum sized all the other functions as they are not the worst case path • Buffered all the long (>3) transmission gate paths for more speed.

  9. Registers • Pair of muxes with feedback and buffered Q.

  10. Questions?

More Related